

# ANALYSIS AND ESTIMATION OF AVERAGE POWER CONSUMPTION & SPEED OF A PROTOTYPE CIRCUIT BASED ON A SUM OF PRODUCT FUNCTION FOR THE DESIGN OF INTEGRATED CIRCUITS

SOUMEN PAL<sup>1</sup>, SURAJIT BARI<sup>\*2</sup>, ANILESH DEY<sup>3</sup>, SANGITA ROY<sup>4</sup>, SANDHYA PATTANAYAK<sup>5</sup> and KAUSHIK SARKAR<sup>6</sup>

<sup>1,2,3,4,5,6</sup>Narula Institute of Technology, Agarpara, Kolkata, West Bengal, India

\*Corresponding author

## ABSTRACT

In this work the design of one combinational circuit in the form of Sum of Product (SOP) using Static & Dynamic CMOS method has been reported. The design has been carried out at 150nm channel length of MOS transistor. The functionality of the circuit has been clarified using the Tanner-SPIICE software. Average power consumption, gate delay and power delay product (PDP) has been reported. The average power consumption and gate delay has been reported for the range of  $V_{DD}$  from 0.5 V to 1.2 V. The comparative results of the circuit context to average power & gate delay of static CMOS and dynamic CMOS design have been presented. From the simulation results, it is found that the optimum value of PDP for the design using static and dynamic CMOS has been obtained at 0.8 V and 0.9 V respectively. The corresponding PDP values are 0.343 aJ and 0.502 aJ. Therefore, the work in this paper may be considered as prototype design for the application of high-speed & low-power VLSI circuits.

**Key Words:** Static CMOS, Dynamic CMOS, Power, Delay, PDP

## Introduction

Low power & high-speed VLSI circuit design is one of the emerging areas in the present days research [1-4]. The three major types of power dissipation in CMOS circuits are (a) switching power dissipation- $P_{SW}$  (b) short circuit power dissipation-  $P_{SC}$  and (c) leakage power dissipation- $P_{LK}$ [5-8]. Therefore, the total average power dissipation ( $P_{AV}$ ) is summation of all three-power consumption. Hence,  $P_{AV} = P_{SW} + P_{SC} + P_{LK}$ . Among all types of power dissipation, the switching power dissipation is dominating, and it is proportional to the square of power supply voltage [1-6, 9-15]. Short circuit power dissipation is mainly dependent on rising and falling time of the input signal [1, 4-6]. On the other hand, the leakage power is due to the reverse saturation current across p-n junction [1-7] and the sub threshold current in case of a short channel device. Delay is also another metric for the design of integrated circuits [16-21]. To

enhance the portability of the circuit and to get the faster operation, reduction of power consumption and increasing of speed are the essential consideration for present days research [14-21]. In this work, the average power consumption and gate delay of a combinational circuit has been measured and reported for the power supply voltage variation from 0.5 V to 1.2 V. Moreover, the CMOS static and dynamic design method has been considered to report all the results in this work.

### I. Design of Combinational Circuit based on the SOP Function

In this paper, combinational circuit has been designed using static CMOS and dynamic CMOS design style based on the function in form (SOP). The function is  $Y = \overline{ABC} + \overline{D}$ .

The characteristics table of the function is as follows.

**Table 1. Characteristics Table of the Function =  $\overline{ABC} + \overline{D}$**

Input				Output $Y = \overline{ABC} + \overline{D}$
A	B	C	D	
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

### IIA. Designing of the Circuit using Static CMOS Method

Schematic diagram of the circuit using Static CMOS design based on the function ( $Y = \overline{ABC} + \overline{D}$ ) has been presented in Fig.1. As shown in Fig.1, three NMOS transistor with input terminal A, B, C respectively are connected in series in the Pull-down Network (PDN), In the PDN, the NMOS transistor, having input D, is connected in parallel with series connected transistor (A, B, C). As per CMOS design rules, three PMOS






Fig.2a: Waveforms corresponds to the input A, B, C, D




Fig.2b: Output waveform at node Y for static CMOS design





Fig.3: Instantaneous power dissipation of the static CMOS circuit for the function  $Y = \overline{ABC} + D$


## IIB. Designing of the Circuit using Dynamic CMOS Method

The circuit diagram of the function  $Y = \overline{ABC} + D$  has been shown in Fig.4. The circuit has been design considering dynamic CMOS design style. In this design the number transistors have been reduced to 6 from 8(required in static CMOS design). The clock signal is connected to pre-charge transistor (PMOS) and evaluation transistor (NMOS). Whenever, clock signal is at low (logic zero) value, pre-charge operation takes place and output node Y is pre-charged to logic high. On the other hand, during high value of clock period, evaluation phase takes place. During evaluation phase, input signal is applied, and desired output is obtained.




**Fig.4: Circuit diagram using dynamic CMOS method forthe function (Y) =  $\overline{ABC} + D$**


The circuit of Fig.4 has been simulated with the help of T-SPICE software. The input and output waveforms are shown in Fig.5. The functionality of the design has been clarified from the output waveform reference to the characteristics table (Table-1).The nature of instantaneous power dissipation of the circuit is shown in Fig.6.



**Fig.5a: Waveforms corresponds to the input A, B, C, D**



**Fig.5b: Waveforms corresponds to the clock signal and output Y context to dynamic CMOS design**



**Fig.6: Instantaneous power dissipation of the dynamic CMOS circuit for the function  $Y = \overline{ABC} + D$**

## II. Analysis of Average Power Consumption and Gate Delay of the Circuit Based on the Function $Y = \overline{ABC} + D$

In this section the analysis of average power consumption, gate delay and power-delay product (PDP) of the circuit has been carried out for both the design style – static CMOS & dynamic CMOS.

### IIIA. Measurement and Analysis of Average Power Dissipation and Gate Delay of the Circuit through Static CMOS Design

The Measurement value of Average Power Consumption, gate-delay and PDP of the circuit designed using static CMOS style has been presented in Table-2. The graphical representation of power consumption, gate-delay and PDP are shown in Fig. 7, Fig.8, Fig.9 respectively. It is

**Table 2. Measurement value of Average Power Consumption, Gate-Delay and PDP**

$V_{DD}(V)$	Average Power Consumption (nW)	Gate Delay (ps)	PDP (aJ)
0.5	5.4	59.5	0.321
0.6	8.1	42.0	0.341
0.7	11.2	31.9	0.358
0.8	14.6	23.4	0.343
0.9	18.9	19.3	0.365
1	24.9	15.7	0.391
1.1	33.2	12.1	0.402
1.2	44.7	9.1	0.407

found that as power supply voltage ( $V_{DD}$ ) increases, the power consumption increases but delay decreases. Therefore to get optimum point, the PDP has been plotted and has touched one optimum point around at  $V_{DD} = 0.8$  V.




Fig.7: Average power consumption vs.  $V_{DD}$  following static CMOS design





Fig.8: Gate delay vs.  $V_{DD}$  following static CMOS design






**Fig.9: PDP vs. V<sub>DD</sub> following static CMOS design**

### **IIIB. Measurement and Analysis of Average Power Dissipation and Gate Delay of the Circuit through Dynamic CMOS Design**


The Measurement value of Average Power Consumption, gate-delay and PDP of the circuit designed using dynamic CMOS style has been presented in Table-3. The graphical representation of power consumption, gate-delay and PDP are shown in Fig. 10, Fig.11, Fig.12 respectively. It is found that as power supply voltage ( $V_{DD}$ ) increases, the power consumption increases but delay decreases. Therefore to get optimum point, the PDP has been plotted and has touched one optimum point around at  $V_{DD} = 0.9$  V.

**Table 3. Measurement value of Average Power Consumption, Gate-Delay and PDP**


$V_{DD}(V)$	Average Power Consumption (nW)	Gate Delay (ps)	PDP (aJ)
0.5	5.2	90.1	0.468
0.6	7.9	60.9	0.481
0.7	11.4	44.5	0.507
0.8	14.6	35.2	0.514
0.9	18.4	27.3	0.502
1	23.8	22.7	0.541
1.1	31.0	19.0	0.590
1.2	40.9	15.8	0.651



**Fig.10: Average power consumption vs.  $V_{DD}$  following dynamic CMOS design**



**Fig.11: Gate delay vs. V<sub>DD</sub> following dynamic CMOS design**



**Fig.12: PDP vs. V<sub>DD</sub> following dynamic CMOS design**

### **IIIC. Comparison of Average Power Dissipation, Gate Delay and PDP of the Circuit through Static and Dynamic CMOS Design**

From the measurement values as presented in Table-2 and Table-3, it has been found that, for this work, the average power consumption in static CMOS design is little bit higher than dynamic CMOS design. On the other hand, the gate delay is higher in

case of dynamic CMOS design compared to static CMOS design. Moreover, the PDP value is higher in case of dynamic CMOS design style.

## Conclusion

In this work one circuit based on the function  $Y = \overline{ABC} + D$  has been successfully designed using both the static and dynamic CMOS method. The number of transistors in the design using static CMOS is higher than the dynamic CMOS. The average power consumption, gate delay and PDP analysis has been carried out. From the result analysis and recent trends of low power circuit, it can be concluded that the circuit designed using both the methods -static & dynamic CMOS, can be used as a prototype design for low power and high-speed integrated circuit design.

## References

1. Kang SM, Leblebici Y "CMOS digital integrated circuits analysis and design". T.M.H., New Delhi,2003
2. Rabaey J, Chandrakasan A, Nikolic B "Digital integrated circuits a design perspective". Pearson, London,2005
3. Sarkar A, De S, Sarkar CK "VLSI design and EDA tools". Scitech Publications (India) Pvt Ltd, Chennai,2011
4. Shibata N, Gotoh Y "High-density RAM/ROM macros using CMOS Gate-array base cells: hierarchical verification technique for reducing design cost". IEEE Trans Very Large Scale Integr VLSI Syst 23:1415–1428,2015
5. Uyemura J "Introduction to VLSI circuits and systems". Willey, India,2007
6. Chhabra A, Rawat H, Jain M, Tessier P, Pierredon D, Bergher L, Kumar P "FALPEM: framework for architectural-level power estimation and optimization for large memory subsystems". Trans Comput Aided Des Integr Circuits Syst 34:1138–1142. doi:10.1109/TCAD.2014.2387859,2015
7. Salivahanan S, Arivazhagan S "Digital circuits and design". Vikas Publishing House Pvt. Ltd., Noida,2007
8. Deepa S, Kumar SV "Analysis of low power 1-bit adder cells using different XOR-XNOR gates". In: IEEE international conference on computational intelligence & communication technology (CICT), 2015. doi:10.1109/CICT.2015.21
9. Jain RP "Modern digital electronics. TMH, New Delhi ,2002
10. Gonzalez R, Gordon B, Horowitz MA " Supply and threshold voltage scaling for low power CMOS". IEEE J Solid State Circ 32:1210–1216,1997
11. Chen S-L, Villaverde JF, Lee H-Y, Chung DW-Y, Lin T-L, Tseng C-H, Lo K-A "A power-efficient mixed-signal smart ADC design with adaptive resolution and variable sampling rate for low-power applications". IEEE Sens J 17:3461–3469, 2017
12. Kumar M, Baghel RK "Ultra low-power high-speed single-bit hybrid full adder circuit", In: IEEE proceedings of 8th international conference on computing, communication and networking technologies (ICCCNT). <https://doi.org/10.1109/icccnt.2017.8204181>,2017
13. Lin J-F, Sheu M-H, Hwang Y-T, Chen-Syuan Wong C-S, Tsai M-Y "Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes". IEEE Trans Very Large Scale Integr VLSI Syst 25:3033–3044, 2017

14. AKS Halwai, R Adhikary, M Chakraborty, R Shaw, A Sadhu, D De, S Bari "Estimation of power and delay of CMOS phase detector and phase-frequency detector using nano dimensional MOS transistor" IEEE VLSI Device Circuit and System (VLSI DCS), 294-298,2020
15. N Arumugam;M Shakthi Priya;Suntrakanesh Subramanian "SAPON approach: A new technique for Low Power VLSI Design" IEEE 2nd International Conference on Applied Electromagnetics, Signal Processing, & Communication (AESPC) ,2021
16. Venkat Subba Rao. Manchala;G Ramana Murthy "Low-Power and Low-Leakage Design Techniques in CMOS Technology" 5th International Conference on Trends in Electronics and Informatics (ICOEI),2021
17. Soumya Kayala;K. Vasanth"Low Power VLSI Architecture for Data Comparators for Non-Linear Imaging Applications" International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICES),2021
18. K. Gavaskar;D.Malathi;R. Dhivya;R. Dimple Dayana;l. Dharun " Low Power Design of 4-bit Simultaneous Counter using Digital Switching Circuits for Low Range Counting Applications" 5th International Conference on Devices, Circuits and Systems (ICDCS),2020
19. Chi-WaU;Man-KayLaw;Chi-SengLam;Rui P. Martins "Switched-Capacitor Bandgap Voltage Reference for IoT Applications" IEEE Transactions on Circuits and Systems, Volume: 69, Issue: 1,2022
20. RicardoMartins;NunoLourenço;NunoHorta;ShenkeZhong;JunYin;Pui In Mak;Rui P. Martins "Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools" IEEE Transactions on Circuits and Systems, Volume: 67, Issue: 11,2020
21. LuhengJia;Chi-YingTsui;Oscar C. Au;Kebin Jia "A Low-Power Motion Estimation Architecture for HEVC Based on a New Sum of Absolute Difference Computation" IEEE Transactions on Circuits and Systems for Video Technology, Volume: 30, Issue: 1, 2020

- *Soumen Pal currently pursuing PhD degree program in Electronics and communication engineering in MAKAUT, Meghalaya and working as an Assistant Professor in Electronics and Communication Engineering Department, Narula Institute of Technology, India, PH-9775761452,. E-mail: [soumen.pal@nit.ac.in](mailto:soumen.pal@nit.ac.in)*
- *Dr.Surajit Bari was born in West Bengal, India in the year 1976. He has received B.E. in Electronics & Communication Engineering from the University of Burdwan, M-Tech in VLSI Design and Microelectronics Technology from the Jadavpur University, and Ph.D.(Tech.) from the Maulana Abul Kalam Azad University of Technology, West Bengal. Presently he is working as an Assistant Professor, in the Department of Electronics and Communication Engineering of Narula Institute of Technology, Agarpara, Kolkata. PH-8240925284. E-mail: [surajit.bari@nit.ac.in](mailto:surajit.bari@nit.ac.in).*
- *Dr.Anilesh Dey\*was born in West Bengal, India, in 1977. He received a B.E in Electronics from Nagpur University and M.Tech (Gold-Medalist) in Instrumentation and Control Engineering from Calcutta University and received PhD. from Jadavpur University. Presently, he is an Associate Professor of Electronics and Communication Engineering at Narula Institute of Technology, Agarpara, Kolkata. He is the author or co-author of more than 70 scientific papers in international/national journals andproceedings of the conferences with the reviewing committee. His research topics are non-linear time series analysis, time*

*and frequency domain analysis of bio-medical and music signals, the effect of music on the autonomic and central nervous system. PH-9830709269. E-mail: [anileshdey@ieee.org](mailto:anileshdey@ieee.org)*

- *Sangita Roy is an Associate Professor at ECE Department, Narula Institute of Technology. She has a teaching experience of more than 24 years. She was in Bells Controls Limited (industry) for two years and West Bengal State Centre, IET (Kolkata) in administration for two years. She completed her Diploma (ETCE), A.M.I.E (ECE) and M-Tech (Comm. Egg.), Ph.D. (Computer Vision) at ETCE Department of Jadavpur University. She is member of IETE, FOSET, ISOC, IEEE ComSoc, and IEEE CAS. She has published numerous journals, book chapters and conference papers.*
- *Sandhya Pattanayak was born in Orissa, India in 1983. He received B.E and M. Tech degree in Electronics and Communication Engineering from Biju Patnaik University of Technology, Orissa and Ph.D from Jadavpur University. At present, she is associated with Narula Institute of Technology, Dept. of Electronics & Communication Engineering. His research of interest is on Wireless Communication Engineering, cognitive radio, spectrum sensing, Mob: 9002187894. E-mail: [sandhya.pattanayak@nit.ac.in](mailto:sandhya.pattanayak@nit.ac.in).*
- *Kaushik Sarkar was born in West Bengal, India in 1975. He received B. Tech and M. Tech degree in Radiophysics & Electronics from Calcutta University. At present, he is associated with Narula Institute of Technology, Dept. of Electronics & Communication Engineering. His research of interest is on pattern recognition and image processing. Mob: 9831007884. E-mail: [kaushik.sarkar@nit.ac.in](mailto:kaushik.sarkar@nit.ac.in).*

•